
...the world's most energy friendly microcontrollers
Bit
Name
Reset
Access
Description
31:6
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1
(p. 3)5
PCNT2CLKSEL
0
RW
PCNT2 Clock Select
This bit controls which clock that is used for the PCNT.
Value
0
1
Mode
LFACLK
PCNT2S0
Description
LFACLK is clocking PCNT2
External pin PCNT2_S0 is clocking PCNT0
4
PCNT2CLKEN
0
RW
PCNT2 Clock Enable
This bit enables/disables the clock to the PCNT.
Value
0
1
Description
PCNT2 is disabled
PCNT2 is enabled
3
PCNT1CLKSEL
0
RW
PCNT1 Clock Select
This bit controls which clock that is used for the PCNT.
Value
0
1
Mode
LFACLK
PCNT1S0
Description
LFACLK is clocking PCNT0
External pin PCNT1_S0 is clocking PCNT0
2
PCNT1CLKEN
0
RW
PCNT1 Clock Enable
This bit enables/disables the clock to the PCNT.
Value
0
1
Description
PCNT1 is disabled
PCNT1 is enabled
1
PCNT0CLKSEL
0
RW
PCNT0 Clock Select
This bit controls which clock that is used for the PCNT.
Value
0
1
Mode
LFACLK
PCNT0S0
Description
LFACLK is clocking PCNT0
External pin PCNT0_S0 is clocking PCNT0
0
PCNT0CLKEN
0
RW
PCNT0 Clock Enable
This bit enables/disables the clock to the PCNT.
11.5.26 CMU_LCDCTRL - LCD Control Register
Offset
0x07C
Reset
Access
Name
Bit Position
Bit
Name
Reset
Access
Description
31:7
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1
(p. 3)6:4
VBFDIV
0x2
RW
Voltage Boost Frequency Division
These bits control the voltage boost update frequency division.
Value
0
1
Mode
DIV1
DIV2
Description
Voltage Boost update Frequency = LFACLK
Voltage Boost update Frequency = LFACLK/2
2011-04-12 - d0001_Rev1.10
118
www.energymicro.com